

# **ELEN E3106/4106 Lecture 19**

## **Metal-Oxide-Semiconductor (MOS) Capacitor Outline**

- Basic MOS capacitor theory using n-type (NMOS) device
- Band diagrams for different gate voltage conditions
- Surface potential and depletion width
- Charge densities in the MOS cap


### **Assignments:**

Reading: C. Hu §5.1-5.5

Homework 7 due Fri. Nov. 14<sup>th</sup> by 5pm

# Basic Device Structure and Evolution


- Layer stack:
  - Semiconductor \_\_\_\_\_ or substrate
  - Insulator film (ex. \_\_\_\_\_) also called the \_\_\_\_\_
  - Metal electrode called a \_\_\_\_\_
- MOS structure is essentially equivalent to a parallel plate capacitor where one plate is a \_\_\_\_\_
- Evolution of gate with time
  - Before 1970, the gate was made of metal like Al
  - But after 1970, heavily doped polycrystalline (poly) Si has been used instead. Why?
  - But, the name MOS stuck
  - After 2008, the trend has been to reintroduce metal gates and replace  $\text{SiO}_2$  with a \_\_\_\_\_.More on this later!
- The MOS capacitor is rarely used in itself, but is needed for MOSFETs (\_\_\_\_\_)



# Flat-Band Condition

- *Flat-band condition* is when  $E_c, E_v$  are flat
- What's the gate voltage?  $V_G = \underline{\hspace{2cm}}$
- Flat-band voltage,  $\underline{\hspace{2cm}}$  = voltage needed on gate to get E-field =  $\underline{\hspace{2cm}}$  everywhere (flat bands)
  - Note, this can be zero ("ideal" MOS), but generally depends on gate  $\Phi_M$  or doping,  $qV_{FB} = q(\Phi_M - \Phi_S)$
- What's the energy barrier seen by e-?
- What's the energy barrier seen by h+?
- Energy barriers between Si-SiO<sub>2</sub> are  $\underline{\hspace{2cm}}$ , so carriers cannot easily pass through the gate dielectric
- Does position of  $E_{F,SiO_2}$  matter?

Detailed band diagram for n<sup>+</sup>-poly-Si gate, SiO<sub>2</sub> insulator, p-silicon body



**Recall:**

$E_{vac}$ : Vacuum level

$\chi = E_{vac} - E_C$ : Electron affinity

$q\Phi_M = E_{vac} - E_{F,M}$ : Metal work function

$q\Phi_S = E_{vac} - E_{F,S}$ : Semiconductor work function


**Like what we found for the built-in potential,  $qV_0$ :**

$qV_{FB} = q(\Phi_M - \Phi_S)$ : Flat -band potential

\*Note:  $E_{g,SiO_2} = \underline{\hspace{2cm}}$  eV

# Surface Accumulation

- How does the band diagram change when a more negative gate voltage is applied (e.g.  $V_g \rightarrow V_{fb}$ )
- $-V_g$  \_\_\_\_\_ on gate side (recall: (-) voltages raise the bands; (+) voltages lower them)
- When  $V_g \neq V_{fb}$ , we must introduce 2 additional terms
- $\phi_S$ , surface potential (units: V).  $q\phi_S$  is the degree of band bending in the substrate (units: eV)
  - (-) if  $E_{c,S}$  bends \_\_\_\_\_ towards the surface
  - (+) if  $E_{c,S}$  bends \_\_\_\_\_ towards the surface
- $V_{ox}$ , oxide voltage
  - (-) if the insulator band diagram tilts \_\_\_\_\_ gate
  - (+) if the insulator band diagram tilts \_\_\_\_\_ gate





# Surface Accumulation

- Notice  $E_v$  is closer to  $E_F$  at the semiconductor \_\_\_\_\_ than in the \_\_\_\_\_ (for p-type substrate)
- The semiconductor surface  $h^+$  concentration, \_\_\_\_\_ is now larger than the bulk  $h^+$  concentration,  $p_0$  \_\_\_\_\_

$$p_s = N_a e^{-q\phi_s/kT}$$

- The large # of  $h^+$  at the surface form an \_\_\_\_\_ on semi side of \_\_\_\_\_ interface and the *accumulation charge density* is denoted  $Q_{acc}$  (Units: C/cm<sup>2</sup>)
- If substrate were n-type, there would instead be \_\_\_\_ accumulation
- Typically,  $p_s \gg p_0 = N_a$  because  $\phi_s \sim -200$  mV



# Voltage, Charge, and Capacitance in the MOS

- What's the relationship between the voltages we've discussed so far?


$$V_g = V_{fb} + \phi_s + V_{ox}$$

- At flat-band,  $V_g = V_{fb}$ ;  $\phi_s = V_{ox} = \underline{\hspace{1cm}}$
- When  $V_g \neq V_{fb}$ ;  $\phi_s$  and  $V_{ox}$  must pick up the difference
- Usually,  $\phi_s$  is            and can be ignored, such that

$$V_{ox} = V_g - V_{fb}$$

- From Gauss's law,  $E_{ox} = \underline{\hspace{1cm}}$ ;  $V_{ox} = \underline{\hspace{1cm}}$ ;  $Q_{acc} = -C_{ox}(V_g - V_{fb})$
- $C_{ox}$ : oxide capacitance per unit area (units: F/cm<sup>2</sup>);  $\epsilon_{ox}$ : oxide permittivity/dielectric constant (units: F/m)
- Why do we have the (-) in the standard  $V = Q/C$  capacitor relationship?
  - Usually the cap voltage and charge are taken from the            electrode
  - In MOS, the voltage is the gate voltage, but the charge is the            charge
- So, the MOS capacitor in accumulation behaves like a cap with  $Q = C \cdot V$  but with a shift in  $V$  by
- In general,  $Q_{sub}$  is all the charge that is present in the substrate, including  $Q_{acc}$  and we can more generally write:

$$V_{ox} = -Q_{sub}/C_{ox}$$





# Depletion

- How does the band diagram change when a more *positive* gate voltage is applied (e.g.  $V_g \rightarrow V_{fb}$ )?
- $+V_g$  (relative to  $V_{fb}$ ) \_\_\_\_\_ bands on gate side (recall: (-) voltages raise the bands; (+) voltages lower them)
- This is the \_\_\_\_\_ case of accumulation. Now we have a semiconductor surface that is \_\_\_\_\_ of carriers
  - $E_v$  is *further from  $E_F$*  at the semiconductor surface than in the bulk
- $W_{dep}$  is the depletion region width, and our relevant equations are:


$$\bar{W}_{dep} = \sqrt{(2\epsilon_s \phi_s) / (qN_a)} \quad \phi_s = \frac{qN_a W_{dep}^2}{2\epsilon_s} \quad V_{ox} = -\frac{Q_{sub}}{C_{ox}} = -\frac{Q_{dep}}{C_{ox}} = \frac{qN_a W_{dep}}{C_{ox}} = \frac{\sqrt{qN_a 2\epsilon_s \phi_s}}{C_{ox}}$$

- Why is  $Q_{dep}$  negative?
  - So, now we can solve for  $W_{dep}$  as a function of  $V_g$ . With  $W_{dep}$ , we can find \_\_\_\_\_ and \_\_\_\_\_
- $$V_g = V_{fb} + \phi_s + V_{ox} = V_{fb} + \frac{qN_a W_{dep}^2}{2\epsilon_s} + \frac{qN_a W_{dep}}{C_{ox}}$$



# Threshold Condition

- What happens are we make the gate voltage increasingly more positive (e.g.  $V_g > V_{g,acc} > V_{fb}$ )?
- $+V_g$  bends the bands \_\_\_\_\_ even further
- At some  $V_g$ , the surface will no longer remain in depletion but instead enter the threshold of \_\_\_\_\_
- *Inversion*: when the surface is inverted from p-type to \_\_\_\_\_ (e.g.  $E_{F, surface} > E_i$ ) or vice versa
- What is the condition for inversion?
- Therefore,  $A = B$  and  $C = D$  in our diagram
- Note: Bulk potential, denoted  $\phi_F$  in Streetman, =  $\Phi_B = \frac{1}{q} [E_i(bulk) - E_F]$
- $\phi_{st}$  is the surface potential (band bending) at threshold
- $V_t$  is the \_\_\_\_\_, the gate voltage at which the surface changes from depletion to inversion
  - Function of the \_\_\_\_\_ and \_\_\_\_\_





$$\phi_{st} = 2\phi_B = 2\frac{kT}{q} \ln \frac{N_a}{n_i}$$

$$V_t = V_{fb} + 2\phi_B + \frac{\sqrt{qN_a 2\epsilon_s 2\phi_B}}{C_{ox}}$$



# Inversion

- As we increase the gate voltage past the threshold voltage (e.g.  $V_g > V_t$ ), we induce strong \_\_\_\_\_ in the MOS cap
- Now we have an *inversion layer* of \_\_\_\_ (p-type body), with an inversion charge density  $Q_{inv}$  (units: C/cm<sup>2</sup>)
- Where do they come from?
- We can visualize this as a very thin n-type layer at the p-type semiconductor surface
- Past threshold, all additional charge gets put on the \_\_\_\_\_, which is mirrored by the charge in the inversion layer
- $\phi_s$  will not increase much past threshold  $\phi_{st} = 2\phi_B$ , because the inversion layer e- do not affect the E-field in semiconductor



# Inversion

- If  $\phi_s$  doesn't increase,  $W_{dep}$  has reached its maximum, \_\_\_\_

$$W_{dmax} = \sqrt{\frac{2\epsilon_s 2\phi_B}{qN_a}}$$

- Now, our gate voltage is:

$$V_g = V_{fb} + \phi_s + V_{ox} \quad V_g = V_{fb} + 2\phi_B - \frac{Q_{dep}}{C_{ox}} - \frac{Q_{inv}}{C_{ox}} = V_{fb} + 2\phi_B + \frac{\sqrt{qN_a 2\epsilon_s 2\phi_B}}{C_{ox}} - \frac{Q_{inv}}{C_{ox}}$$

$$= V_t - \frac{Q_{inv}}{C_{ox}}$$

$$\therefore Q_{inv} = -C_{ox}(V_g - V_t)$$


- So, our MOS cap in strong inversion behaves like a regular capacitor except for a voltage offset of \_\_\_\_

## Inversion

- If  $\phi_s$  doesn't increase,  $W_{dep}$  has reached its maximum, \_\_\_\_



- Now, our gate voltage is:

- So, our MOS cap in strong inversion behaves like a regular capacitor except for a voltage offset of \_\_\_\_




# Preview of MOSFET

- We have assumed that e- appear in the inversion layer when  $E_F$  approaches \_\_\_\_\_
- But, there aren't many e- available in the p-type body
- It can take minutes to thermally generate e- to form inversion layer
  - \_\_\_\_\_!
- How do we solve this problem?
- Use a metal-oxide-semiconductor (MOS) field-effect transistor (FET)
- Inversion layer e- are supplied by the \_\_\_\_\_ on either side of the MOS cap




# Summary: Surface Potential Versus Gate Voltage

- $\phi_s = 0$  at  $V_g = V_{fb}$  and in \_\_\_\_\_
- $\phi_s$  increases from zero towards  $2\phi_B$  in \_\_\_\_\_
- When  $\phi_s = 2\phi_B$ , the surface e- concentration becomes so large the surface is considered \_\_\_\_\_ to n-type
  - The  $V_g$  at this point is called the threshold voltage,  $V_t$
- The surface potential saturates at  $2\phi_B$





# Summary: Depletion Width Versus Gate Voltage

- No depletion region when MOS is in \_\_\_\_\_
- We apply the depletion approximation we used for p-n diodes ( $W_{dep} \propto \underline{\hspace{1cm}}$ )
- $W_{dep}$  saturates when  $V_g \geq V_t$  because surface potential saturates at  $2\phi_B$



# Summary: Charge Components Versus Gate Voltage

- We discussed 3 charge components:  $Q_{dep}$ ,  $Q_{inv}$ ,  $Q_{acc}$
- $Q_{dep}$  is constant in inversion since \_\_\_\_\_ is constant
- In inversion,  $Q_{inv} = -C_{ox}(V_g - V_t)$  appears
- In \_\_\_\_\_,  $Q_{acc} = -C_{ox}(V_g - V_{fb})$  appears
- The slope is  $-C_{ox}$  in acc. and inv. Regions
- The total substrate charge  $Q_{sub}$  is the sum of the 3 components



## Summary: Band Diagrams and Charge Diagrams for Bias Conditions

- The band diagrams for 4 different gate voltage bias conditions are shown below (threshold not shown)
    - Accumulation
    - Flat-band
    - Depletion
    - Inversion
  - Note that these diagrams are for an n-type MOS cap which we have been discussing today
    - $n^+$ -poly gate over p-type substrate
  - The “type” refers to the type of
- 
- As we’ve seen with every other device type, there’s an equivalent p-type MOS cap
    - $p^+$ -poly gate over n-type substrate

